


CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS323 – JANUARY 2003

- Inputs Are TTL-Voltage Compatible
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- ± 24 -mA Output Drive Current
– Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

CD54ACT112 . . . F PACKAGE
CD74ACT112 . . . M PACKAGE
(TOP VIEW)



description/ordering information

The 'ACT112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) inputs sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

ORDERING INFORMATION

| T _A | PACKAGE† | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|----------|---------------|-----------------------|------------------|
| –55°C to 125°C | SOIC – M | Tube | CD74ACT112M | ACT112M |
| | | Tape and reel | CD74ACT112M96 | |
| | CDIP – F | Tube | CD54ACT112F3A | CD54ACT112F3A |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each flip-flop)

| INPUTS | | | | | OUTPUTS | |
|-------------------------|-------------------------|-----|---|---|----------------|-------------------------|
| $\overline{\text{PRE}}$ | $\overline{\text{CLR}}$ | CLK | J | K | Q | $\overline{\text{Q}}$ |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H‡ | H‡ |
| H | H | ↓ | L | L | Q ₀ | $\overline{\text{Q}}_0$ |
| H | H | ↓ | H | L | H | L |
| H | H | ↓ | L | H | L | H |
| H | H | ↓ | H | H | Toggle | |
| H | H | H | X | X | Q ₀ | $\overline{\text{Q}}_0$ |

‡ Output states are unpredictable if $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ go high simultaneously after both being low at the same time.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS323 – JANUARY 2003

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|----------------|
| Supply voltage range, V_{CC} | -0.5 V to 6 V |
| Input clamp current, I_{IK} ($V_I < 0$ V or $V_I > V_{CC}$) (see Note 1) | ± 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ V or $V_O > V_{CC}$) (see Note 1) | ± 50 mA |
| Continuous output current, I_O ($V_O > 0$ V or $V_O < V_{CC}$) | ± 50 mA |
| Continuous current through V_{CC} or GND | ± 100 mA |
| Package thermal impedance, θ_{JA} (see Note 2) | 73°C/W |
| Storage temperature range, T_{stg} | -65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | $T_A = 25^\circ\text{C}$ | | $-55^\circ\text{C to } 125^\circ\text{C}$ | | $-40^\circ\text{C to } 85^\circ\text{C}$ | | UNIT |
|--|--------------------------|----------|---|----------|--|----------|------|
| | MIN | MAX | MIN | MAX | MIN | MAX | |
| V_{CC} Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V_{IH} High-level input voltage | 2 | | 2 | | 2 | | V |
| V_{IL} Low-level input voltage | | 0.8 | | 0.8 | | 0.8 | V |
| V_I Input voltage | 0 | V_{CC} | 0 | V_{CC} | 0 | V_{CC} | V |
| V_O Output voltage | 0 | V_{CC} | 0 | V_{CC} | 0 | V_{CC} | V |
| I_{OH} High-level output current | | -24 | | -24 | | -24 | mA |
| I_{OL} Low-level output current | | 24 | | 24 | | 24 | mA |
| $\Delta t/\Delta v$ Input transition rise or fall rate | | 10 | | 10 | | 10 | ns/V |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS323 – JANUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | T _A = 25°C | | –55°C to 125°C | | –40°C to 85°C | | UNIT |
|------------------|---|---------------------------------------|-----------------------|------|----------------|-----|---------------|------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{OH} | V _I = V _{IH} or V _{IL} | I _{OH} = –50 μA | 4.5 V | 4.4 | 4.4 | 4.4 | | | V |
| | | I _{OH} = –24 mA | 4.5 V | 3.94 | 3.7 | 3.8 | | | |
| | | I _{OH} = –50 mA [†] | 5.5 V | | 3.85 | | | | |
| | | I _{OH} = –75 mA [†] | 5.5 V | | | | 3.85 | | |
| V _{OL} | V _I = V _{IH} or V _{IL} | I _{OL} = 50 μA | 4.5 V | | 0.1 | | 0.1 | | V |
| | | I _{OL} = 24 mA | 4.5 V | | 0.36 | | 0.5 | 0.44 | |
| | | I _{OL} = 50 mA [†] | 5.5 V | | | | 1.65 | | |
| | | I _{OL} = 75 mA [†] | 5.5 V | | | | | 1.65 | |
| I _I | V _I = V _{CC} or GND | 5.5 V | | ±0.1 | | ±1 | | ±1 | μA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 5.5 V | | 4 | | 80 | | 40 | μA |
| ΔI _{CC} | V _I = V _{CC} – 2.1 V | 4.5 V to 5.5 V | | 2.4 | | 3 | | 2.8 | mA |
| C _i | | | | 10 | | 10 | | 10 | pF |

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

ACT INPUT LOAD TABLE

| INPUT | UNIT LOAD |
|--|-----------|
| J or CLK | 1 |
| K | 0.53 |
| $\overline{\text{CLR}}$ or $\overline{\text{PRE}}$ | 0.58 |

Unit Load is ΔI_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

timing requirements over recommended operating conditions (unless otherwise noted)

| | | –55°C to 125°C | | –40°C to 85°C | | UNIT |
|--------------------|----------------------------|--|-----|---------------|-----|------|
| | | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | 100 | | 114 | MHz |
| t _w | Pulse duration | CLK high or low | | 5 | 4.4 | ns |
| | | $\overline{\text{CLR}}$ or $\overline{\text{PRE}}$ low | | 5.5 | 4.8 | |
| t _{su} | Setup time, before CLK↓ | J or K | | 4 | 3.5 | ns |
| t _h | Hold time, after CLK↓ | J or K | | 1 | 1 | ns |
| t _{rec} | Recovery time, before CLK↓ | $\overline{\text{CLR}}$ ↑ or $\overline{\text{PRE}}$ ↑ | | 2.5 | 2.2 | ns |



CD54ACT112, CD74ACT112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

SCHS323 – JANUARY 2003

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|-----------|--|----------------|-------------------|------|------------------|------|------|
| | | | MIN | MAX | MIN | MAX | |
| f_{max} | | | 100 | | 114 | | MHz |
| t_{PLH} | CLK | Q or \bar{Q} | 2.6 | 10.3 | 2.7 | 9.4 | ns |
| | $\overline{\text{CLR}}$ or $\overline{\text{PRE}}$ | | 3.1 | 12.2 | 3.2 | 11.1 | |
| t_{PHL} | CLK | Q or \bar{Q} | 2.6 | 10.3 | 2.7 | 9.4 | ns |
| | $\overline{\text{CLR}}$ or $\overline{\text{PRE}}$ | | 3.1 | 12.2 | 3.2 | 11.1 | |

operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$


| PARAMETER | | TYP | UNIT |
|-----------|-------------------------------|-----|------|
| C_{pd} | Power dissipation capacitance | 56 | pF |



CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS323 – JANUARY 2003

PARAMETER MEASUREMENT INFORMATION




- NOTES:
- A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns. Phase relationships between waveforms are arbitrary.
 - D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - G. t_{PZL} and t_{PZH} are the same as t_{en} .
 - H. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

J (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

14 LEADS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package is hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification.
 E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



4040047/E 09/01

- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265